



e-ISSN:2582-7219



# INTERNATIONAL JOURNAL OF MULTIDISCIPLINARY RESEARCH IN SCIENCE, ENGINEERING AND TECHNOLOGY

Volume 6, Issue 4, April 2023



INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA

Impact Factor: 7.54



6381 907 438



6381 907 438



ijmrset@gmail.com



www.ijmrset.com



# Design of High Performance Instrumentation Amplifier Employing Pseudo-Differential Inverter Using Header Transistor

Sk.Dilshad<sup>#1</sup>, Gannu Akhil<sup>#2</sup>, Simhadri Raja Nandini<sup>#3</sup>, Javeria Unissa<sup>#4</sup>,

Pulapakori Yadav Chandu<sup>#5</sup>

<sup>#</sup>Dept. of ECE, CMRTechnical Campus, India

**ABSTRACT:** Inverter based Instrumentation Amplifier provides low power consumption and less area. In Conventional, the Inverter is based on Single Ended topology. The design of Instrumentational Amplifier based on SE topology offers low CMRR which is most disadvantage in this structure. In this project, a modified structure of Instrumentational amplifier in Pseudo Differential inverter topology is designed by inserting an additional transistor which is termed as Header transistor. This concept is relating to one of the low power techniques in advanced technologies which is Power Gating approach. Although power gating has many configurations individually, here presenting the configuration of header transistor. This entire structure is modified in Tanner EDA employing respective library files.

**KEYWORDS:** Instrumentational Amplifier, Common Mode Rejection Ratio(CMRR), Amplifier, Single Ended topology.

## I. INTRODUCTION

Neurological disorder is one of the leading cause of death and disability. Sensing and recording neural signal become increasingly prevalent to extract the vital signs for diagnosis and treatment. A key enabling technology to support future clinical research in this healthcare topic is the wearable and implantable sensing system able to simultaneously record multiple neurological activities with a long lifetime battery capacity. The design of Instrumentational Amplifier based on SE topology offers low CMRR which is most disadvantage in this structure. In instrumentation amplifiers, common-mode rejection ratio (CMRR) is an essential parameter that reflects the ability to reject any unwanted common-mode signals that are present at the input. It is crucial to have a high CMRR to remove the common-mode interference from the environment. In this project, a modified structure of Instrumentational amplifier in Pseudo Differential inverter topology is designed by inserting an additional transistor which is termed as Header transistor.

## II. EXISTING METHOD

The PD inverters are implemented to replace the A1 and A2 at the first stage. Capacitor C0 is reused at first stage. The common-mode output at the first stage is evaluated and the feedback is applied via the control terminal of PD inverter. To compare with the SE inverter-based IA, the second stage of both SE and PD inverter-based IA is the same. The gain of the second stage is unity. The supply voltage of the inverters and amplifier A3 is standard, and the bulk terminals of the transistor are connected to the appropriate rails.




Figure.2.1 Schematic of Existing Instrumental Amplifier

$V_{in}$  and  $V_{out}$  are the input and output terminal of the inverter.  $V_{ctrl}$  is the pseudo input terminal in parallel with  $V_{in}$  (MN1, MN2 and MP1, MP2). PD effectively sums the outputs for  $V_{in}$  and  $V_{ctrl}$ . The width of the input transistors is half of SE input transistor and the length is the same. With respect to the SE inverter, this topology requires no significant increase of the current or power, as the active load is reused by both input and pseudo input terminal. Associate with Fig. , the outputs of the PD inverter,  $V_{O1}$  and  $V_{O2}$ , are used to dynamically eliminate CMI via the pseudo input terminal ( $V_{ctrl}$ ).

**Disadvantages:**

- Slow performance
- Power consumption is high

**III. PROPOSED METHOD**

This proposed methodology describes the necessity of low power techniques and also the importance of power gating techniques. Finally provides the detailed description of proposed structure of instrumental amplifier using one of the power gating topology of header transistor. Here, the power gating approach is applied to the block of operational amplifier which remains the inverter in Pseudo differential topology.

**Working of Power gating technique:**

Power gating is a technique used in VLSI design to reduce power consumption in digital circuits by selectively turning off power to idle circuit blocks. One commonly used approach for power gating is using a header transistor. In this technique, a header transistor is added to the circuit, which acts as a switch to turn off the power supply to the idle circuit blocks. When the header transistor is turned off, it disconnects the power supply from the idle circuit blocks, effectively turning them off and reducing their power consumption to near-zero levels. By doing so, it enables designers to improve performance, and increase the reliability of digital circuits.




Figure.3.1 Proposed schematic of Instrumental Amplifier

#### IV. RESULT & ANALYSIS

##### RTL SCHEMATIC:




Figure.4.1 Schematic Of Proposed Instrumental Amplifier



**SIMULATION:**




Figure.4.2 Waveforms For Proposed Instrumental Amplifier

	<b>Power</b>	<b>Delay</b>	<b>Transistor count</b>
<b>Conventional</b>	50.73μ	0.5098ns	40
<b>Proposed</b>	50.10μ	0.47155ns	41

Figure.4.3 Comparison Table

**V. CONCLUSION**

The conclusion of the paper is that the proposed instrumentation amplifier (IA) design with a pseudo-differential inverter is able to achieve high common-mode rejection ratio (CMRR), also modified the two-stage operational amplifier structure using power gating header transistor and low input-referred noise for neural signal sensing applications. Here comparisons are drawn among conventional and proposed structures of Instrumental amplifier for performance parameters such as power, transistor count and delay. All these schematic simulations are takes place in T-spice using tanner eda employing 45nm library files by performing transient analysis.

**VI. ACKNOWLEDGMENT**

We hereby express our sincere gratitude to the HOD of Electronics and Communication Engineering, Prof. G. Srikanth for providing us seamless knowledge and support over past one year and for providing right suggestions at every phase for successful completion of project. We express our sincere gratitude to our guide Assoc. Prof. SK. DILSHAD, Department of Electronics and Communication Engineering, for her constant guidance and for providing required guidance as internal guide for result-oriented implementation of ideas relevant to my project.

**REFERENCES**

- [1] “Mahdi Nekoui; Amir M. Sodagar”, “Spike Compression through Selective Downsampling and Piecewise Curve Fitting Dedicated to Neural Recording Brain Implants”, IEEE Biomedical Circuits and Systems Conference (BioCAS), ISBN:978-1-6654-6917-3 IEEE, October - 2022.
- [2] “Soonseong Hong; Hyouk-Kyu Cha”, “A Power-Efficient Low-Noise Neural Recording Amplifier IC with High



- Tolerance to Stimulation Artifacts”, International SoC Design Conference (ISOCC), ISBN: 978-1-6654-5972-3, October - 2022
- [3] “Sanfeng Zhang; Xiong Zhou; Chen Gao; Qiang Li”, “A 130-dB CMRR Instrumentation Amplifier With Common-Mode Replication”, IEEE Journal of Solid-State Circuits, Volume 57, Issue: 1, pp: 278 - 289, July - 2022.
- [4] “Yugao Tang; Bing Xiong; Zhaozhu Li; Changzheng Sun”, “High-CMRR Balanced Detection Module Based on Complementary Photodetectors”, Asia Communications and Photonics Conference (ACP), ISBN:978-1-6654-1095-3 IEEE, October - 2021.
- [5] “Mohammad-Amin Mohtasham-Nia; Mohammad Yavari”, “ Low-Power Low-Noise Neural Recording Amplifier With Improved Telescopic-Cascode OTA”, Iranian International Conference on Microelectronics (ICM), ISBN:978-1-6654-8061-1 IEEE, January - 2021.
- [6] “Omid Malekzadeh-Arasteh; Ahmad Reza Danesh; An H. Do; Zoran Nenadic”, “An Analysis of CMRR Degradation in Multi-Channel Biosignal Recording Systems” IEEE Transactions on Circuits and Systems II: Express Briefs, Volume 68, Issue: 1, January - 2021.
- [7] “Han-Sol Lee; Hangu Park; Hyung-Min Lee”, “A Multi-Channel Neural Recording System with Adaptive Electrode Selection for High-Density Neural Interface” Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC), ISBN:978-1-7281-1991-5 IEEE, July - 2020.
- [8] “Taeju Lee; Wonsuk Choi; Jinseok Kim; Minkyu Je”, “Implantable Neural-Recording Modules for Monitoring Electrical Neural Activity in the Central and Peripheral Nervous Systems”, International Midwest Symposium on Circuits and Systems (MWSCAS), ISBN:978-1-7281-8059-5 IEEE, August - 2020.
- [9] “Qiuyang Lin; Shuang Song; Iván D. Castro; Hui Jiang”, “Wearable Multiple Modality Bio-Signal Recording and Processing on Chip”, IEEE Sensors Journal, Volume 21, Issue: 2, IEEE, August - 2020.
- [10] “Zhiyun Zhou; Longbin Zhu; Rui Yang; Jihong Li”, “A High CMRR Instrumentation Amplifier Employing Pseudo-Differential Inverter for Neural Signal Sensing” IEEE Sensors Journal, Volume 22, Issue 1, January - 2022.



**INNO SPACE**  
SJIF Scientific Journal Impact Factor  
Impact Factor  
7.54

**ISSN**

INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA



# INTERNATIONAL JOURNAL OF MULTIDISCIPLINARY RESEARCH IN SCIENCE, ENGINEERING AND TECHNOLOGY

| Mobile No: +91-6381907438 | Whatsapp: +91-6381907438 | [ijmrset@gmail.com](mailto:ijmrset@gmail.com) |

[www.ijmrset.com](http://www.ijmrset.com)